Abstract-A tuning scheme for continuous-time high-biquad filters is presented. An improvement over the existing implementation of the modified-LMS -tuning scheme is proposed and efficiently combined with the frequency tuning based on phase-locked loops. The proposed scheme takes much less area without compromising the accuracy achieved previously. The proposed unifiedand 0 -tuning scheme does not require the -tuning loop to be slower than the 0 -tuning loop. The optimal case is to have equal speeds for both loops. Also, a low-voltage pseudo-differential operational transconductance amplifier with inherent common-mode feedforward is introduced. The structure is fully symmetric and suitable for high-frequency applications. An experimental test chip is fabricated in standard CMOS 0.5-technology, with a bandpass filter of center frequency 100 MHz and of 20, along with the proposed tuning scheme. The measured -tuning error is around 1%. Expected and experimental results are in good agreement.
I. INTRODUCTION
O N-CHIP continuous-time filters are becoming more popular in applications where at least some processing is done in the analog domain. The main bottleneck for such filters is the accuracy, with which a filter with some particular characteristics can be realized. Switched-capacitor filters realize the quality factor and the time constants as a ratio of capacitor values, and are proven to be accurate at relatively low frequencies. For higher frequency applications, clock feedthrough in switched-capacitor circuits forces designers to use other techniques [1] - [5] . While each of these techniques has its own advantages and disadvantages, the common requirement for all the techniques is that they need extra circuitry to tune (or adjust) the filter characteristics in order to obtain the required response.
Any filter can be represented as a cascade of biquad filters plus one first-order filter if an odd-order filter is to be realized. Even though there are other ways in which a higher order filter can be realized (e.g., Leapfrog, FLF, etc.), cascade filters are the easiest to build as well as to tune and, hence, the most popular. The two most important parameters in a second-order bandpass filter are the center frequency and the quality factor . There are different schemes reported in the literature to tune the center frequency, including phase-locked loop (PLL) using the voltage-controlled oscillator (VCO) [6] , [7] , PLL using voltage-controlled filter [8] , charge detection [9] , and direct-sample tuning [10] . Also, there exist different tuning schemes to tune the of the filter. The more popular techniques are magnitude-locked loop [11] , [12] , modified least mean square (LMS) [13] , impulse response [9] , and adaptive tuning [14] . To realize a tuned filter, we often need both and tuning. In [13] , a master-slave technique is combined using a PLL for frequency tuning and a modified LMS technique for tuning. A -tuning error of about 1% was reported. In this paper, we present an improved -tuning scheme, which requires less area and is more robust to offsets in the associated building blocks for the tuning, without compromising on the accuracy previously achieved.
At the circuit level, the filter itself could be realized using different techniques, e.g., active RC, operational transconductance amplifier and capacitor (OTA-C), or MOSFET-C. For medium-high frequencies, i.e., a few megahertz to a few hundred megahertz, and medium dynamic range, i.e., 30-60-dB signal-to-noise ratio (SNR), OTA-C realization seems to be the most popular scheme [15] . One technique adopted by industry to improve performance parameters, such as common-mode rejection ratio (CMRR), power-supply rejection ratio (PSRR), dynamic range, SNR, and immunity from substrate-injected noise, is to use fully differential (FD) circuits. However, FD circuits require the use of common-mode feedback circuits (CMFB). The implementation of CMFB can be costly, in addition to the potential stability problems. The problem is accentuated in high-frequency OTAs where significant power consumption and area need to be spent to make the common-mode gain stable and as fast as the differential-mode gain. In this paper, a new architecture for realizing a pseudo-differential OTA is also proposed, which is inherently stable and does not consume much additional power or area for the CMFB circuitry.
II. FILTER -TUNING USING MODIFIED LMS ALGORITHM
The basis of the -tuning scheme described in [13] , shown in Fig. 1 , is very similar to the magnitude-locked loop scheme, but instead of trying to match the magnitudes of the desired and actual sinusoids using peak detectors, the amplitudes of the sinusoids themselves are matched using the LMS algorithm.
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The bandpass master filter's output voltage at becomes , thus, yields . Then the LMS implemented with the multiplier and the integrator forces, in steady state, the actual value to become the desired . It is worth noting that can be any shape of periodic signal and does not need to be the pure sinusoidal that is often needed in other tuning techniques. Also, note that the -tuning loop produces independent of the frequency of . More details about this tuning and the improved tuning will be presented in Section III. The advantages of using the modified-LMS technique for tuning are many. First, peak detectors, which are often bulky, offset sensitive, and the main source of inaccuracies in the -tuning scheme, are removed from the magnitude-locked loop. Second, the errors in frequency tuning do not give rise to any error in tuning, which is essential to accurately tuning high-filters. Third, and most important, the previous schemes [6] - [12] need a single tone as a reference signal, which is not very practical, but in this scheme any distorted signal, as long as its dominant harmonic is at the frequency of interest, is sufficient, as will be shown in the next section. This property of the modified-LMS -tuning scheme is exploited in this paper to reduce the area overhead of the complete tuning scheme. Fig. 2 shows how the modified-LMS -tuning scheme was combined with a PLL using the VCO scheme for frequency tuning [13] . The blocks P/FD and LF represent the phase/frequency detector and the loop filter, respectively, of the PLL. The implementation was reported to have an error of about 1% in both frequency and , thus proving the accuracy of the modified-LMS -tuning scheme. Though such accuracies were achieved previously with respect to frequency tuning, -tuning schemes were not as accurate as the one in [13] .
There are two main drawbacks of the filter-tuning scheme shown in Fig. 2. 1) It is very area intensive, because to tune one filter, we need two more copies of the filter. Strict matching constraints between these three filters can also lead to inaccuracies in tuning. 2) It is sensitive to the basic building-blocks offsets involved in the tuning scheme, as detailed in the next section. In this paper, we propose an efficient way of combining the modified-LMS -tuning scheme and PLL using the VCO scheme for frequency tuning. The proposed scheme not only overcomes these two disadvantages at no extra cost to the user, but also theoretically improves the accuracy.
III. IMPROVED -TUNING SCHEME From Fig. 1 , we can see that any resultant offset at the output of the multiplier, caused by the offsets of the filter, the summer, and the multiplier itself, would get integrated. This will lead the tuning scheme to reach a steady state, where the obtained value will be different from the expected value, such that the resultant correcting error voltage would cancel the offset at the output of the multiplier. Thus, to reduce the tuning error, the resultant offset at the output of the multiplier should be made as small as possible. It can be seen from Fig. 1 that the output of the multiplier, , is given by (1) where is the reference voltage and is the bandpass filter output voltage. The resultant offset at the output of the multiplier yields -
where is the gain of the multiplier, is the gain of the summer, is the dc gain of the integrator, and , , , and are the offset of the input, the bandpass filter, the summer, and the multiplier, respectively.
A simple rearrangement of the terms in (1) gives (3) Fig . 3 shows the proposed -tuning scheme implementing (3). The offset for this configuration yields -
is the offset of the enhanced configuration and is described by (4) . This offset is much smaller than the one in the earlier implementation, as given by (2) . The tradeoff for this advantage is the replacement of a summer by a multiplier. Because the area occupied and the power consumed by the multiplier or the summer are much smaller than that of the filter, the addition of one multiplier in place of the summer does not tax the area budget or the power budget to any significant degree. This voltage offset can be made even smaller, if the summers and multipliers are implemented in a fully differential mode. In such a case, the offset voltages shown in (2) and (4) would be the differential offsets. The common-mode offsets do not play any significant role because of the common-mode rejection by the subsequent blocks.
As mentioned earlier, this tuning scheme functions accurately even in the presence of harmonics in the reference signal. This is achieved by exploiting the property of second-order bandpass filters that the gain of the filter and the cosine of the phase shift imparted to the input signal as it passes through the filter are identical. Let the transfer function of the filter be (5) where is the desired of the filter, is the actual of the filter, and is the actual center frequency of the filter. Thus, when the input is , the output of the filter becomes (6) where (7) (8) It can be shown that , thus
Therefore, if an arbitrary periodic waveform is given as input, the output would become (10) The tuning schemes depicted in Figs. 1 and 3 would reach the steady state when the dc input to the integrator becomes zero. The equation for this steady state is obtained by substituting (10) into (3), where and . This yields (11) Taking the dc part out of the above equation yields (12) Equation (12) can be true only if , which means that the quality factor of the filter is tuned to the desired value independent of the frequency and the harmonics present in the reference signal. It is independent of the center frequency of the filter itself. This property of the -tuning scheme makes the -tuning loop independent of any frequency-tuning errors, which is essential to realize an accurate high-filter. Hence, theoretically, any periodic signal can be used to tune the of the filter. But, because of the nonidealities in the filter, and in the different components used by the tuning scheme, the accuracy of the loop is higher if the frequency of the reference signal is close to the center frequency of the filter.
A VCO is used in the PLL-VCO scheme to tune the center frequency of the bandpass filter, as shown in the dashed box in Fig. 2 and 4 . The input to the filter is a square wave of frequency approximately equal to the center frequency of the filter [13] , [16] . As discussed previously, this is a good inexpensive choice for the reference signal to be used in the -tuning loop. Thus, we can use the same filter in both frequency-and -tuning loops. The resulting enhanced -tuning scheme proposed in this paper is depicted in Fig. 4 . Observe that in this unified -and -tuning scheme, the external reference is only used for the tuning, and the signal reference is internally generated and does not depend on . This is also a significant difference of the proposed approach from the one reported in [13] . All the advantages of the modified-LMS -tuning scheme, discussed in the previous section, are valid for this tuning scheme, because the basic algorithm for tuning has not changed. Moreover, many of the disadvantages faced by the tuning scheme proposed in [13] are overcome. In this unified tuning scheme implementation, only one additional filter is needed to tune a filter, as compared to the two additional filters required by the previous implementation. This decreases the area overhead and the power consumption of the tuning scheme. The mismatches between the master filters and the slave filter cause the tuning errors. Therefore, by decreasing the number of master filters, we achieve more accurate tuning. As discussed before, this implementation is also less sensitive to the offsets in the building blocks than the one in [13] . To verify the stability of the -and -tuning loops, the circuit in Fig. 4 is simulated at the system level by applying a frequency step as the input signal. Four different combinations for the frequency and loop bandwidths, and , respectively, were considered. Fig. 5(a) illustrates the -tuning control signal , where the reference frequency is varied from 75 to 125 MHz in 25-MHz steps. The corresponding -tuning control voltage is shown in Fig. 5(b) . The desired for all cases is 20. Note that no stability problem was observed for , , or . For achieving good matching, the master and slave filters should be kept as close as possible, although the substrate coupling could degrade the performance of the slave filter. Thus, by decreasing the number of master filters, we also decrease the substrate coupling, thereby improving the performance of the slave filter.
IV. PSEUDO-DIFFERENTIAL TRANSCONDUCTANCE AMPLIFIER
One of the main burdens in designing a fully differential (or pseudo-differential) transconductance amplifier is the addition of a CMFB circuit. The main goals of a CMFB are: 1) to stabilize the output dc common-mode voltage and 2) to suppress common-mode signals at the output. The first condition is necessary because any feedback in the filter will affect only the differential output and, hence, with no dc negative feedback, the output common-mode voltage can hit rails. The two-integrator loop shown in Fig. 6 is one of the most widely used configurations [23] for building second-order filters. The loop is a negative feedback for differential signals but a positive feedback for common-mode signals. Therefore, to make the two-integrator loop stable, this positive loop gain should be less than one, thus making the second condition of common-mode control necessary. Many circuits proposed in the literature implement CMFB circuits, but often the stability considerations of the loop make it ineffective at high frequencies. In [17] , CMFB is used together with common mode feedforward (CMFF) to make the common-mode control effective even at high frequencies. It should be noted that CMFF, without the help of CMFB, cannot stabilize the output dc common-mode voltage and, hence, cannot be used as a standalone solution. The conceptual representation of this technique is shown in Fig. 7 . The gain block associated with the output in general contains a common-mode voltage reference. Even though the overhead just to provide common-mode control seems very large, some of the components can be shared between two or more transconductors. The integrating capacitors used for differential signal processing can also be used for stabilizing CMFB. The two-integrator loop incorporating all these factors is shown in Fig. 8 . We will show that the implementation of these CMFB and CMFF circuits can be efficiently implemented for minimum additional cost.
A pseudo-differential transconductance amplifier that uses CMFF to control the common-mode signals at the output has been proposed in [20] , but, as discussed before, CMFF cannot work as a standalone circuit 1 and must be accompanied by CMFB. In [21] , a novel way of combining CMFF and CMFB is proposed. Incorporating this concept into the present discussion, a new architecture for differential transconductance with CMFF and CMFB emerges. This structure is fully balanced and fully symmetric [18] , [19] . The block diagram of this proposed architecture is shown in Fig. 9 . Each of the paths ( , , and ) could be realized either by an operational amplifier (opamp) or a transconductance amplifier, and the end result will be a fully differential opamp or a transconductor. Note in Fig. 9 that ideally for a differential-mode input, the output becomes a function of only path , and for a common-mode input the common-mode output is zero. Even though Fig. 9 looks complicated, each of the paths can be realized using a single transistor to realize a differential transconductor. When paths and are realized using a source-degenerated pseudo-differential transconductor, the circuit in Fig. 10 is obtained.
A. CMFB, Transconductance, and Linearity
As shown in Fig. 8 , the transconductor following another transconductor also acts as a common-mode detector and sends back the common-mode information, thus completing the CMFB loop. This CMFB loop, illustrated for a single input/output, is shown in Fig. 11 . Its open-loop common-mode gain is (13) where (14) 1 The exception for only using CMFF is for low output impedance OTAs. Fig. 10 . Schematic of the proposed pseudo-differential transconductor. Fig. 11 . CMFB loop for two transconductors. (15) and is the parasitic capacitance. The values of the components in (13) must be determined to satisfy the stability criteria. The differential transconductance gain is given by (14) , and the differential-mode voltage gain at dc can be found as (16) and for (17) (18) CMRR (19) This pseudo-differential OTA for , shown in Fig. 10 , has, ideally, third harmonic distortion (HD ) equal to zero. The source degeneration ( ) gives an additional tuning parameter at the expense of additional distortion. In fact, neglecting all short-channel effects, and assuming perfect matching, the drain currents of can be shown to be equal to (20) where (21) For a differential input signal, and , the third harmonic distortion yields HD
B. Input-Referred Noise
In Fig. 10 , transistors , , , and contribute only to common-mode noise due to the symmetric-balanced configuration, thus their effects can be neglected. (23) The corresponding input-referred noise voltage is (24) where the transistor noise source is defined using standard notation, i.e., 
The dotted lines in Fig. 12 indicate how the CMFB circuitry is connected. The improved tuning scheme shown in Fig. 4 is used to tune the filter to a center frequency of 100 MHz and of 20. The circuit used for the comparator, needed in Fig. 4 , is shown in Fig. 13 . At higher frequencies, the circuit behaves as an amplifier followed by a limiter. The diode is realized using the p diffusion (usually used to build pMOS) and n (usually used as an n-well). Being a purely CMOS process, AMI 0.5-m technology is not optimized for good characteristics of the diode. However, this is not a major concern, because we are just using them to limit the voltage. 2 The block, shown in Fig. 14 , consists of a resistive attenuator used in the tuning scheme. Parasitic capacitance estimation is used to make this attenuator as flat as possible. The multiplier is one of the im- portant building blocks in the tuning scheme because it downconverts the high-frequency signals into dc. The important constraint to be kept in mind while designing the multiplier is that it should be symmetric for both input signals and have a good frequency response. The multiplier gain should be sufficiently large that the output of the multiplier is sufficiently larger than the multiplier offset. The multiplier proposed in [22] satisfies these conditions and is used in our implementation. The summer, also called the differential difference adder, plays an important role in the accuracy of the -tuning scheme. An important constraint is to keep the symmetry for both input signals. The schematic of the summer is shown in Fig. 15 . The circuit used for the integrator of the adaptive LMS implementation is an external active RC. From (4), we can see that the error in tuning is inversely proportional to the dc gain of the integrator. Hence, the integrator gain at dc (i.e., the dc gain of the opamp used in the integrator) should be made as high as possible. The unity-gain frequency of the integrator should be chosen to stabilize the -tuning loop and to reduce the time to settle to the steady-state value.
VI. EXPERIMENTAL RESULTS
The die photograph of the IC is shown in Fig. 16 . All the highfrequency signals are buffered using a simple source follower before connecting them to the bond pads. Because the nominal center frequency and the bandwidth of the bandpass filter are 100 and 5 MHz, respectively, we are concerned only about the response of the filter in the frequency range of 50-200 MHz. The differential-mode gain and the common-mode gain characteristics of the filter are shown in Fig. 17 . In the band of interest, i.e., around 100 MHz, the common-mode rejection is more than 40 dB. Note that the differential characteristics of the filter are not exactly symmetric around the center frequency, mainly due to a high-frequency parasitic zero of the transconductor. Fig. 18 shows the differential gain (from input to output) and the gain from negative power supply (negative power supply to output) for the filter. It can be observed from the figure that the PSRR is more than 40 dB in the band of interest. It can also be seen that the power-supply gain of the filter looks very similar to the common-mode gain characteristics shown in Fig. 17 . The noise characteristics of the filter are shown in Fig. 19. 3 As expected, the noise is shaped by the transfer function of the filter. The total integrated noise voltage of the filter, taking the gain of the ( ) attenuator into consideration, is 0.7 mV . This noise includes the noise of the buffer, and the components on the printed circuit board (PCB) used for testing the filter. Thus, the value obtained above is a pessimistic one and the actual noise is less than 0.7 mV . The experimental results are summarized in Table I . The results of the two-tone intermodulation test are shown in Fig. 20 . The input frequencies are at 99.5 and 100.5 MHz and the third intermodulation (IM ) products are at 98.5 and 101.5 MHz. Taking the attenuation of the buffer into consideration, for an input of 63 mV , the IM of the filter is 40 dB. From this value and the integrated noise determined before, the SNR of the filter can be calculated to be 39 dB. The zoomed-in characteristics of the filter when the center frequency of the filter is set to 100 MHz and the -tuning loop is closed is shown in Fig. 21 . The gain at center frequency should be unity in the ideal case when the tuning is accurate. From the figure, it can be seen that the gain is 0.04 dB, which is within the experimental error. The bandwidth of the filter is close to the ideal value of 5 MHz, yielding a measured -tuning error of around 1%.
VII. CONCLUSION
Two contributions are presented in this paper: an enhanced -tuning scheme and a low-voltage pseudo-differential fully symmetric transconductance. An improved accurate tuning scheme for bandpass filters that overcomes key difficulties faced by the previous tuning schemes is proposed. The -tuning loop speed can be equal to the -tuning loop speed for optimal performance. This property is not present in the majority of previously reported -and -tuning schemes. A method of controlling the common-mode output of a pseudo-differential transconductor is also judiciously employed. The functionality of both the transconductance and the accuracy of the tuning scheme are verified using an experimental CMOS test chip. The experimental results show that the -tuning error is around 1% for the filter with center frequency of 100 MHz and of 20. Also, the theoretical properties of the proposed OTA are experimentally verified.
